œρ
₹
ñ
ö
ñ
ö
-
a
õ

Yu-Chin Hsu

EACT SEADOU

		EAST SEARCH	8/8/05
L #	Hits	Search String	Databases
S1	2	5,465,216.pn.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM TDB
S2	7	5,513,122.pn.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S3	7	5,859,962.pn.	US-PGPUB, USPAT, EPO, JPO, DERWENT, IBM_TDB
S4	7	5,901,073.pn.	US-PGPUB, USPAT, EPO, JPO, DERWENT, IBM_TDB
SS	7	5,913,022.pn.	US-PGPUB; USPAT, EPO; JPO; DERWENT; IBM_TDB
9S	7	5,905,883.pn.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S7	7	5,937,183.pn.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S8	7	5,966,516.pn.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S9	7	5,974,575.pn.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S10	4367	((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S11	375	((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (function\$1 v US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S12	18		US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S13	15	(((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (function\$1 US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S14	4371	((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S15	78	((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (circuit with t US-PGPUB; USPAT; EPO, JPO, DERWENT; IBM_TDB	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S17	16	(((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and ("state spac US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S18	27	(((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (reachable wUS-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S19	7	(((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (reachable \US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S20	7	((((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and ("state sparUS-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S21	0	(((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (consequen US-PGPUB; USPAT; EPO; JPO;	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S22	7	(((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (consequent US-PGPUB; USPAT; EPO; JPO;	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S23	0	(((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (reachable \ US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S24	15	(((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (successive US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S25	4	(((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (reachable \ US-PGPUB; USPAT; EPO; JPO;	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S26	7	(((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and ("state spac US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S27	48	(((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (successive ·US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S28	53	(((digital or integrated) adj circuit) with simulat\$3) and ("state space")	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S29	69	((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and ("state space US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB

Yu-Chin Hsu 09/630348

EAST SEARCH

8/8/05

Results of search set L10:(((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (circuit with transition\$1 with edge\$1)
Document Kind Codes Title

Issue Date

Current OR

Abstract

	•
20031009 716/4 20030925 327/158 20030807 714/726 20030710 324/121E 20030220 703/16 2002031 714/25 20020321 714/25 2002031 324/765 200201101 710/305 20011004 714/734 20030715 324/765 20030311 716/6 20021217 714/744 20021210 703/14 20021210 703/14 20021210 714/74 20021210 703/14 20021210 703/14 20021210 703/14 20021210 703/14 20021210 703/14 20021210 703/14 20021210 703/14 20021210 703/14 20021210 703/14 20021210 327/170 20010911 714/718 20000509 714/724 19991228 713/400 19990928 327/227 19900814 714/736 20000509	20050609 716/7 20050414 716/5 20041223 716/4 20041202 714/25 20041028 714/742 20041007 716/5 20040826 716/5 20040619 716/5 20040603 716/5 20040603 716/5 20040603 716/5
Simulator of dynamic circuit for silicon critical path debug Delay lock loop having an edge detector and fixed delay Method and apparatus for detecting faults on integrated circuits Method and apparatus for simulating transparent latches Power on reset circuit arrangement Power on reset circuit arrangement Power on reset circuit arrangement Post-silicon methods for adjusting the rise/fall times of clock edges Method and apparatus for generating test patterns used in testing semiconductor integrated circuit Enhanced highly pipelined bus architecture Method and apparatus for testing the timing of integrated circuits Testing apparatus for testing the timing of integrated circuits Testing apparatus for testing the timing of integrated circuits Dost-manufacture signal delay adjustment to solve noise-induced delay variations Calibration method and apparatus for correcting pulse width timing errors in integrated circuit Post-manufacture signal delay adjustment to solve noise-induced delay variations Calibration method and apparatus for correcting pulse width timing errors in integrated circuit Post-silicon method and adjusting the rise/fall times of clock edges Post-silicon methods for adjusting the rise/fall times of clock edges Post-silicon methods for adjusting the rise/fall times of clock edges Method and apparatus for testing the timing of integrated circuits System and method for automatic generation of gate-level descriptions from table-based desc Edge transition analysis and circuit resynthesis method and device for digital circuit modeling Controllable one-shot circuit resynthesis method and device for digital circuit modeling Controllable one-shot circuit resynthesis method and device for digital circuit modeling Method and apparatus for providing clock de-skewing on an integrated circuit board Built-in self test method for application specific integrated circuit integrated circuit integrated circuit self test method for application method for integrated circuit integrated circuit s	Derivation of circuit block constraints Measure of analysis performed in property checking Integrated design verification and design simplification system System for facilitating coverage feedback testcase generation reproducibility Method and apparatus for maximizing and managing test coverage Determining one or more reachable states in a circuit using distributed computing and one or Use of time step information in a design verification Method and system for entropy driven verification Method and apparatus for modeling dynamic systems Automatic symbolic indexing methods for formal verification on a symbolic lattice domain Parametric representation methods for formal verification on a symbolic lattice domain System and method for building a binary decision diagram associated with a target circuit Reachability-based verification of a circuit using one or more multiply rooted binary decision di
US 20030192014 A1 US 20030179025 A1 US 20030149924 A1 US 20030128022 A1 US 20030036893 A1 US 200200109535 A1 US 20020035708 A1 US 20020035708 A1 US 20010037421 A1 US 6496953 B1 US 6496953 A1 US 6699450 A1 US 5699450 A1 US 5699450 A1 US 6699450 A1 US 6699450 A1 US 6699450 A1	Results of search set S29: US 20050125757 A1 Deriv US 20050081169 A1 Meas US 20040261043 A1 Integ US 20040243880 A1 Syste US 20040169387 A1 Deter US 20040168137 A1 Use of US 20040163059 A1 Meth US 20040143800 A1 Meth US 20040107174 A1 Parar US 20040103378 A1 Syste US 20040098682 A1 Reac

US 20040093572 A1	System and method for executing image computation associated with a target circuit	20040513 716/5
20040093571	Circuit verification	20040513 716/5
20040093570	System and method for verifying a plurality of states associated with a target circuit	20040513 716/5
20040093541	System and method for evaluating an erroneous state associated with a target circuit	20040513 714/724
	System and method for facilitating coverage feedback testcase generation reproducibility	20040422 714/33
	Symbolic model checking with dynamic model pruning	20040401 716/2
	Method and apparatus for automatic synthesis of controllers	20040212 700/1
	Method of verifying and representing hardware by decomposition and partitioning	20040122 716/5
US 20030208730 A1	Method for verifying properties of a circuit model	20031106 716/4
US 20030188224 A1	System and method for facilitating programmable coverage domains for a testcase generator	20031002 714/25
US 20030187853 A1	Distributed data storage system and method	20031002 707/10
US 20030126059 A1	Intelectual property (IP) brokering system and method	20030703 705/36R
US 20030018461 A1	Simulation monitors based on temporal formulas	20030123 703/14
US 20020183990 A1	Circuit simulation	20021205 703/2
US 20020161564 A1	Method for modeling a reflected electrical wave in a digital simulation	20021031 703/13
US 20020138812 A1	Method of circuit verification in digital design	20020926 716/5
US 20020124208 A1	Method and system for reducing the computation tree to include only model behaviors defined	20020905 714/37
US 20020123867 A1	Sharing information between instances of a propositional satisfiability (SAT) problem	20020905 703/2
US 20020095645 A1	Searching for counter-examples intelligently	20020718 716/4
US 20010010091 A1	Method and apparatus for maximizing test coverage	20010726 716/4
6918099	Method and system for entropy driven verification	20050712 716/4
6904578	System and method for verifying a plurality of states associated with a target circuit	20050607 716/5
US 6892171 B2	Method for modeling a reflected electrical wave in a digital simulation	20050510 703/13
US 6848088 B1	Measure of analysis performed in property checking	20050125 716/4
US 6782518 B2	System and method for facilitating coverage feedback testcase generation reproducibility	20040824 716/5
	Method of circuit verification in digital design	20040427 716/5
6643827	Symbolic model checking with dynamic model pruning	20031104 716/2
6609229	Method for automatically generating checkers for finding functional defects in a description of	20030819 716/4
6587998	Searching for counter-examples intelligently	20030701 716/5
6564194	Method and apparatus for automatic synthesis controllers	20030513 706/13
	Method for verifying and representing hardware by decomposition and partitioning	20030506 716/7
	Property coverage in formal verification	20021119 703/14
US 6408424 B1	Verification of sequential circuits with same state encoding	20020618 716/5
	Method and system for modeling time-varying systems and non-linear systems	20020219 703/2
	Hybrid method for design verification	20020115 716/5
6321186	Method and apparatus for integrated circuit design verification	20011120 703/15
	Reduction of arbitrary L1-L2 circuits for enhanced verification	20011120 703/15
	Circuit synthesis and verification using relative timing	20011106 716/18
	Detecting of model errors through simplification of model via state reachability analysis	20011030 714/37
6247163	Method and system of latch mapping for combinational equivalence checking	20010612 716/3
6212669	Method for verifying and representing hardware by decomposition and partitioning	20010403 716/7
6175946	Method for automatically generating checkers for finding functional defects in a description of	20010116 716/4
US 6106567 A	Circuit design verification tool and method therefor using maxwell's equations	20000822 716/5
6049662	System and method for model size reduction of an integrated circuit utilizing net invariants	20000411 703/16